Computations over finite monoids and their test complexity  by Becker, Bernd & Sparmann, Uwe
Theoretical Computer Science 84 (1991) 225-250 
Elsevier 
225 
Computations over finite monoids 
and their test complexity 
Bernd Becker and Uwe Sparmann 
Fachbereich Injormatik, Universitiit des Saarlandes, D-6600 Saarbriicken, Germany 
Communicated by M. Nivat 
Received January 1989 
Abstract 
Becker, B., and U. Sparmann, Computations over finite monoids and their test complexity, 
Theoretical Computer Science 84 (1991) 225-250. 
We consider the test pattern generation problem for circuits, which compute expressions over 
some algebraic structure. The relation between algebraic properties of this structure and test 
complexity (i.e. the best possible test size) is analyzed. 
Here, this relation is looked at in detail for the family of all finite monoids. The test complexity 
of a monoid with respect to a problem is measured by the number of tests needed to check the 
best testable circuit (in a certain computational model) solving the problem. Two important 
computations over finite monoids namely expression evaluation and parallel preJix computation 
are considered. The relation between algebraic properties of a monoid and its test complexity 
(with respect to these problems) is studied. In both cases it can be shown that the set of all finite 
monoids partitions into exactly three classes with constant, logarithmic and linear test complexity, 
respectively. These classes are characterized using algebraic properties. For example groups are 
exactly the monoids with constant test complexity. For each class we provide circuits with optimal 
test sets and efficient methods, which decide the membership problem for a given finite monoid 
M, i.e. determine the test complexity for M. 
Introduction 
In this paper questions from the field of circuit design and testing are solved 
using methods which have their origin in algebra and mathematics. We start with 
some general remarks on testing which motivate our problem from a practical point 
of view. 
As a result of technological improvements, VLSI electronic circuitry may nowa- 
days contain hundreds of thousands of transistors on a single silicon chip. Even if 
the chips are correctly designed, a certain fraction of them will have physical defects 
caused by imperfections occurring during the manufacturing process (e.g., open 
connections induced by dust particles). Therefore, there has to be a test phase in 
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which the “good” chips are sorted from the “bad” ones. With the increasing 
complexity of VLSI circuits, the costs for generating the tests for this phase have 
risen dramatically. (From a mathematical point of view this is not surprising since 
the test generation problem is NP-complete [14].) 
Hence we must search for methods to split the problem of “testing a complex 
VLSI chip” into subproblems, which can then be solved more easily. Two very 
important moves in this direction were the introduction of scan design ([lo]) and 
built-in tests ([17]). With these methods the test problem for a VLSI chip can be 
reduced to the problem of testing its combinational blocks. All that remains to be 
done is to search for strategies to test the combinational building blocks of a chip. 
Many important combinational circuits such as PLA’s, multipliers, adders have 
a very (mostly geometrically) regular structure. It has been extensively studied how 
these structural properties can be used for deriving small test sets in order to minimize 
test time (see e.g. [13, 12, 11, 91). Whereas the authors above mainly use methods 
which are based on linear models like “iterative logic arrays”, the basic structure 
of “fast” circuits for the computation of a sequence of algebraic operations usually 
is a tree-like structure. The classical linear models can no longer be used. Neverthe- 
less, the structural approach can also be shown to be successful in this case. This 
has been demonstrated in [2, 15, 1, 20, 3, 81 for several classes of multipliers and 
adders. 
In this paper we generalize a concept which was first introduced in [8]. There 
the test complexity of a large class of different adder realizations called RCC-Adders 
(Recursive Carry Computation Adders) is investigated. The carry computation part 
of an RCC-Adder can be viewed as a parallel prejix computation circuit, whose 
nodes perform an operation 0. A closer look shows that 0 fulfills some elementary 
properties (such as associativity) which allow to interpret 0 as the operation of a 
finite monoid C. The test complexity of RCC-adders then corresponds to the test 
complexity of the monoid C with respect to parallel prefix computation. (The test 
complexity of a monoid with respect to a problem is measured as a function of the 
number n of inputs to the problem. For any n it is defined as the number of tests 
needed to check the best testable circuit (in a certain computational model) solving 
the problem of size n.) 
Computations over finite monoids occur in the solution of several significant 
problems such as carry-look-ahead addition [5], parallel simulation of finite state 
machines [19], linear recurrences [ 181, digital filtering [6] and others. Thus the more 
general question arises: Given a finite monoid M with operation 0. What is the test 
complexity of M? 
To be more precise, we study the test complexity of monoids with respect to the 
following problems: 
l expression evaluation (:=EEV): Compute expressions of the form e, := 
m, 0 m, 0 . . . 0 m, (n fixed), i.e. the operation 0 is applied repeatedly. 
l parallel prejix computation (:= WC): Compute the expressions e, := 
m,orn,o-. .om,fori=l,2 ,..., n (n fixed) in parallel. In this case the operation 
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0 again is applied repeatedly, but the intermediate results are also of importance. 
(Parallel prefix computation networks have been intensively studied in the field 
of parallel algorithms [19, 21, 71.) 
Some results on the testability of expression evaluation and parallel prefix compu- 
tation circuits are known from two papers by Abraham-Gajski and Bhattacharya- 
Hayes [ 1, 41. If circuits with O(n) inputs are considered, the size of a complete test 
set is also bounded by O(n). This follows from [l] and is an easy consequence of 
our investigations as well. In [4] the testability of EEV- and PPC-circuits is improved 
by introducing some extra logic which makes the tree levels accessible for testing 
and thus provides a test set of size O(log( n)). (It is demonstrated that this method 
can be successfully applied to the implementation of arithmetic functions.) 
Nevertheless a circuit modification may not be necessary: among other results 
we show in this paper, that “in many cases” a test set of size O(log(n)) or even of 
constant size is easily constructible without introducing any extra logic, just by 
taking into account the algebraic structure of the monoid under consideration. 
We obtain our results by studying the relation between algebraic properties of a 
monoid and its test complexity with respect to EEV and PPC. It turns out that this 
relation can be completely characterized. We show that JZX, the family of finite 
monoids, consists of exactly three disjoint classes if one considers expression evalu- 
ation and parallel prejix computation, respectively. Groups are the finite monoids 
which have constant test complexity for EEV and PPC. The remaining classes have 
logarithmic and linear test complexity. The partition is different for EEV and PPC. 
(The set of monoids with logarithmic test complexity with respect to EEV is a 
proper subset of the corresponding class for PPC.) For each class of monoids we 
construct circuits with optimal tests. Efficient algorithms are derived which decide 
the membership problem for a given monoid ME .R& i.e. determine the test com- 
plexity of M for EEV or PPC. 
The paper is structured as follows: In Section 1 “Basic definitions and main 
results” the notion “test complexity of M” is defined precisely and the computational 
model and the fault model are specified. Then the main results together with 
corresponding examples are given. The detailed proofs of these results and the 
membership tests are provided in Sections 2-4. 
1. Basic definitions and main results 
This chapter introduces the problem considered in this work and sketches the 
most important results. 
1.1. Examples 
Definition 1.1. A monoid (M, 0) is a set M and an associative operation 0 : M x M + M 
such that there exists an identity e E M which satisfies 
eom=moe=m VmEM. 
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We will only consider finite monoids. The set of finite monoids is denoted by At. 
Our aim is to characterize the test complexity of networks computing expressions 
over finite monoids. In doing so we will partition the set A in several classes. The 
following monoids are examples for all these classes. 
Example 1.2. Let x E N, x2 2. The set (0, 1,. . . , x - 1) with the operation +tmodx 
(addition modulo x) is a monoid. (Note that for x = 2 this operation is the logical 
exor-operation.) 
Example 1.3. consider the following mappings of the set {1,2,3,4} onto itself: 
(: : : :) (: : : :> (: : : :) (: : : :) 
(: : : :> 
Let F be the set of these mappings. F is a monoid with respect to the composition 
of functions. 
Example 1.4. The following monoid is used for carry computation in fast adders 
ml). 
Let%:= {A, P, G}. The table below specifies the operation 0 over %. (The result 
of X 0 Y is given at the crosspoint of the row named X and the column named Y.) 
Example 1.5. The logical and is a special case of the following kind of monoids: 
Let x E N, x 2 1, we consider the set (0,. . . , x} and the minimum operation. 
1.2. The computational model 
Let (M, 0) be a monoid and n E N. We consider circuits for the following problems: 
l expression evaluation: Given m, , . . . , m, E M. Compute the result e, of the 
expression m, 0 m2 0 . . . 0 m,. 
l parallel pre$x computation: Given m,, . . _ , m, E M. Compute the expressions 
ei := 172, 0 . . . 0 mi, i E { 1, . . , n}. 
The circuits are built using a basic cell bM. bM receives as input two elements 
ml m, E M and computes as output their product ml 0 m,. 
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expression evaluation: We combine n - 1 basic cells bM to a tree tr,, with n inputs. 
Each node in the tree (i.e. its correspponding subtree) computes a subexpression 
mi, 0 m,,+, 0 * * .o mi, of m, 0. * * 0 m, by combining the results mi, 0 . * * 0 m;__l and 
mim a * ’ ’ 0 mi, computed by its predecessors (i, < i, G i, and ir, i,, i, E (1, . . . , n}). 
Since the monoid operation is associative, the result computed by the tree does 
not depend on the structure of the tree. Such a circuit is denoted by EEV,-circuit 
(expression evaluation circuit for M). Figure 1 shows two examples of EEV- 
circuits. 
m< i” 
m3 m4 
0 CPA 
\ 
0 
‘I 
9 -31 
\ 
9 
CP,41 
e4 
(a) 
Fig. 1. 
(b) 
The following conventions will be used for marking nodes in EEV-circuits: The 
basic cell computing the subexpression mi, 0 . . * 0 mi,, is denoted by c[~,,~~]. If we 
want to emphasize that mi, 0 . . * 0 mi, is computed as 
(mi,o”. 0 m+,) 0 (m,_ 0. . * 0 m,,), 
we write c[i,,i,,i,l instead of cti,,i,le Thus in Fig. l(a) ct,,,, = ~ti,~,~] while in Fig. 
l(b) cr1,41= c11,4,41. 
parallel prejix computation: Each ei, i E (1, . . . , n}, is computed by a tree tr, 
composed of basic cells bM as described before. The trees tr, may be interleaved. 
(Cells computing the same subexpression are identified, and their output is 
diagonalized to the cells which use this subexpression as an input.) Such a circuit 
will be denoted by PPC,,.,-circuit (parallel prefix computation circuit for M). 
Depending on the realization of the trees tr, one gets a great variety of structures 
for PC-circuits. Some well-known structures are given in the following examples: 
Example 1.6. If each tr, is built as a left-linear tree and these trees are completely 
interleaved, we get the linear-time structure as in Fig. 2. 
Example 1.7. The CBT-Structure (Complete Binary Tree Structure) is obtained as 
follows: Each tr,, i = 2” for some x E N, is a complete binary tree. If i # 2”, then tr, 
is an incomplete binary tree “cut off at its left part”. Figure 3 shows the trees for 
the case n =4 and how they are interleaved to yield the CBT-Structure. 
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ml m2 m3 
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Fig. 2. 
ml m2 m3 m4 
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(I’ ‘r: 
e4 e3 
m, 
ml m2 
t 
e2 
ml m2 m3 m4 
i i i t 
-3 e2 e3 e4 
Fig. 3. 
In general ml 0 . . .o mk, Z, k E (1, . . . , n} and I < k, is computed as 
(m/o. . . ’ mkp2Jm1) a (mk_(21-1_11 o ’ ’ ’ ’ mk) 
where j E N is minimal with the property 2’ 2 k - I+ 1. 
t 
el 
Example 1.8. The following structure has been introduced in [19], thus we call it 
W-Structure. The U-Structure is defined recursively as shown in Fig. 4. The 
rightmost input and output are absent if n is even and W(1) consists of a single 
wire. Figure 5 shows U(7). 
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LE’(n) := 
el 
m2 1 
\J 
P 
I 
e2 
n2 
n3 
0 
e3 e4 
Fig. 4. 
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Fig. 5. 
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We need three further definitions in order to classify nodes in EEV- or PPC- 
circuits. 
Definition 1.9. Let C be an EEV- or PPC-circuit. 
(1) The depth of a basic cell c in C is defined as the maximum number of basic 
cells on a directed path from an input to c (including c). 
(2) Let i E N, the set of all basic cells in C with depth i is denoted by level i. 
(3) The depth ofC is given by 
depth(C) := max{ depth( c) ( c is a basic cell in C}. 
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1.3. The fault model 
We will consider the symbolic (single) cellular fault model. That is, we assume 
that exactly one basic cell c in the circuit computes a faulty operation oF : M x M + M 
(i.e. 3m,, m, E M such that m, oF m, # ml 0 m,) and that the behavior of the faulty 
cell remains combinational. Let in be an input to the faulted cell for which it does 
not behave correctly. In order to detect the fault on c, it suffices to apply in to c 
and to propagate the difference correct answer/faulty answer of c to a primary 
output of the circuit. Thus it suffices to test for faults of the following kind: 
Definition 1.10. Let (M, 0) E A and C an EEV,- or PPC,-circuit. A symbolic cellular 
fault in C is a quadruple F := (c, m,, m,, m,), where c is an occurence of bM in C 
and ml, m,, mF E M with m, 0 m, # mF. 
If C contains the symbolic cellular fault (c, ml, m,, m,), then c computes the 
faulty value mF instead of the correct output m, 0 m, on input (m,, m,). All other 
basic cells in C behave correctly. A test for the symbolic cellular fault F must apply 
the input (m,, m,) to c and propagate the difference ml 0 m,/m, to a primary output. 
A set of inputs to C is a (complete) (symbolic cellular fault) test set iff it contains 
a test for every symbolic cellular fault in C. 
Let (M, 0) E 4. Up to now we have considered circuits computing on symbolic 
values, i.e. the elements of M. The fault model for these circuits has also been 
defined on the symbolical level. How are these circuits and their fault model related 
to digital circuits and fault models? 
In order to get a digital realization of an EEV,- or PPC,+,-circuit we have to 
encode 0: M x M -+ M as a digital operation, that is, 
l Choose a digital encoding enc: M + (0, l}‘, q E N and enc injective, for the 
elements from M. 
l Define a digital operation od : (0, l}” x (0, 1)’ + (0, 1)’ such that 
enc( m,) od enc( m,) = enc( m, 0 m,) Vm,, rn,E M. 
The basic cell in the digital circuit computes the operation “od”. 
An often used fault model for digital circuits is the digital cellular fault model. 
(See for example [12].) In this fault model it is assumed that exactly one basic cell 
of the circuit has a faulty combinational behavior. If enc is one to one, the symbolical 
cellular fault model coincides with the digital cellular fault model. If enc is not one 
to one, there are two possible cases. 
Case 1: ((0, l}y, od ) is a monoid. The theory developed in this paper can be applied 
to ((0, 1]4, Od ) and thus yields again digital cellular fault test sets. 
Case 2: ((0, l}“, od) is not a monoid. The tests with respect to the symbolic cellular 
fault model only check a subset of the digital cellular faults. This subset is very 
important because its faults can occur in any digital realization. 
In order to develop a theory which does not depend on details of a specific digital 
realization of the symbolic operation “0” we will consider the symbolic cellular fault 
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model. The following lemma gives an upper bound for the test complexity of EEV- 
and PPC-circuits with respect to this fault model. At the same time it points out 
that there are no redundant faults in these circuits (i.e. every fault can be observed 
by a test). 
Lemma 1.11. Let C be an EEV- or PRY-circuit with n inputs. There exists a test 
set of size O(n) for C. 
Proof. C is composed of basic cells b M which compute the operation of a monoid 
(M, 0). We will show that C is completely tested for symbolic cellular faults by the 
following test set: 
{e’m,m, enHr+2) (i=O ,..., n-2andm,,m,EM} 
where e denotes the identity of M and e’ is short for 
e...e 
F 
i times 
Since the number of elements in the test set above is less than 1 Ml2 * (n - l), the 
claim follows. 
All that remains to be shown, is that the set above contains a test for every cellular 
fault (c, rq, m,, mF) in C. The faulty cell c is included in a tree fc, j E (2,. . . , n}, 
of C. Let k be the index of the rightmost input in the subtree corresponding to the 
left input of c. The input ek-‘m,m,e”-‘k+*’ applies (m,, m,) to c and propagates the 
difference ml 0 m,/m, to the output of tq. •i 
1.4. The test complexity of monoids 
We will start by making the notion test complexity of a monoid precise. Afterwards 
the main results of this paper will be summarized. 
Definition 1.12. Let C be an EEV- or PPC-circuit with z2 inputs. The test complexity 
of C, TC(C), is defined as the number of elements in a minimal test set for C. 
(We do not consider EEV- or PPC-circuits with one input since they are trivial.) 
Definition 1.13. Let (M, 0) E Ju and N, := N\{ l}. The test complexity of M with respect 
to expression evaluation (parallel prefix computation) is defined as 
TC&:N,+N, 
TCgEv(n):=min{TC(C)IC. IS an EEV,,-circuit with n inputs}; 
(TC &:N,+N, 
TCF&(n):= min{TC(C)I C is an PPCM-circuit with n inputs}). 
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Using this definition we can characterize monoids by their test complexity with 
respect to expression evaluation (parallel prefix computation). Let (A4,o) E A, A4 is 
called 
C,,,-Monoid 
LOG,E,-Monoid @ TC’& = 
LZN,,,-Monoid r 
@(l) 
@(log(n)) 
Q(n) 
Cp,,.-Monoid @(I) 
LOG,.-Monoid e TC& = 
( 
@(log(n)). 
LZN,,(--Monoid e(n) 
The set of X-monoids, X E { CEEv, CPPc, LOGEE”, LOGPPC-, LZNEEV, LZN,,.}, is 
denoted by X. 
In the following sections we will prove that 
Ju = C,,, u LOGEE” u LZNEtv 
= Cppc u LOGppc u LZNppc. 
There are exactly three test complexities for both expression evaluation and 
parallel prefix computation. We will derive methods for determining the test com- 
plexity of a monoid. Circuits with optimal tests will be given for each complexity 
class. The relationship between the test complexities of expression evaluation and 
parallel prefix computation is given by the following equations: 
C kE” = CPK, LOG,,, c LOGPPC, LZNEEV IJ LINp,.. 
In Fig. 6 these relationships are illustrated. 
The set of finite monoids is divided in four classes. Each of the examples of 
Section 1.1 is a member of one of these classes. The set of LOGppc- monoids is a 
proper superset of LOGEE”. Thus in some cases circuits for parallel prefix computa- 
tion are better to test than expression evaluation circuits. The intuitive reason for 
this is the fact that in circuits for parallel prefix computation there are more outputs 
to which faults can be propagated. 
CEEI: 
:i 
- example 1.2 + 
EEP - example 1.3 -.r 
- example 1.4 -- 
t- example 1.5 + 
Fig. 6. 
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2. The C-monoids 
In this section we will characterize the class of monoids with best testability, the 
C-monoids. To formalize the result of this section we need the following definition: 
Definition 2.1. A group (G, 0) is a monoid, where for all g E G there exists an inverse 
g-’ E G such that g 0 g-’ = g-’ 0 g = e. 
Let ie denote the set of finite groups. This section will show that the C-monoids 
are exactly the finite groups (i.e. C,,, = Cppc = 9). To achieve this goal, we will 
proceed in two steps. In Section 2.1 we will show that TC& = TC&. = O(1) for 
all G E 9. Section 2.2 will consider elements M E Ju\ 97 and prove that TCFE,, = 
a(log(n)) and TCyPc =R(log(n)). 
2.1. The test complexity of groups 
The following well-known property of finite groups is essential for efficient testing 
of EEV- and PPC-circuits computing expressions over groups: 
(PC) Let (M, 0) E -4, then 
(M, 0) E 9 e In the operation table of “0” every row and column is 
a permutation of the elements of M. 
Using property (PG) and a technique developed in [ 151 for finding constant tests 
for tree networks we can prove 
Lemma 2.2. Let (G, 0) E 9; then 
TC&(n) = ICI2 Vn EN,. 
Proof. Let T be an EEV,-circuit with n inputs, n 2 2. In T there exists at least one 
basic cell bG. Since all lG(* inputs must be applied to this cell TC$“(n) 2 IG12. All 
that remains to be proved is TC&( n) s 1 G(*. 
Since G is a group we know by property (PG) that every difference g/g’, g, g’ E G 
and g f g’, on an input of b, is propagated to the output of bc no matter which 
value is applied to the other input of bc. Thus it suffices to search for a set in(T) 
of input vectors to T which applies all inputs from G x G to every basic cell in T. 
Let T be an EEV,-circuit with 21 inputs. We use induction over the depth of T 
to construct in(T). The following properties must be fulfilled by in(T): 
(Pl) in(T) applies all inputs from G x G to every basic cell in T. 
(P2) lin( T)( = (G(*. 
(P3) The application of in(T) generates every value g E G exactly JGI times at 
the output of T. 
((P3) has to be demanded for technical reasons.) 
depth(T) E {0, l}: If depth(T) = 0 ( i.e. T exists only of a wire l), in(T) is defined 
as the multiset which contains any element of G exactly IG( times. 
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If depth ( T) = 1 (i.e. T exists of one basic cell), we choose in ( T) = G x G. Obviously 
the tests above fulfill properties (Pl)-( P3). The validity of (P3) is based on property 
(PG). 
depth(T) 3 2: T is composed of two subtrees T, and T,. See Fig. 7. 
Because of the induction hypothesis there are multisets in( T,) and in( T,) which 
fulfill properties (Pl)-(P3). in(T) is constructed by combining the elements from 
in( TI) and in( T,) such that every input from G x G is applied exactly once to c. 
This is possible since in( T,) and in( T,) both satisfy property (P3). Since in( T,) and 
in(T,) both fulfill (Pl)-(P2), in(T) satisfies (Pl)-(P3) by construction. 0 
T= 
Fig. 7. 
Since the linear time PPC-circuit from Section 1.2 is completely tested by testing 
its subtree tr,,, we conclude: 
Corollary 2.3. Let (G, 0) E 3; then 
TC&-(n)=1G(2 VnEN,. 
Let us review the results of this section. We have shown TC&,, = TCFPc = 1 G12 
for every finite group G. For expression evaluation circuits the lower bound JG12 
can be achieved independent of the circuit structure. In the case of parallel prefix 
computation we have only considered a special circuit with linear time complexity. 
Thus the question arises whether there exist fast PRY-circuits with constant test 
sets. Using the methods developed in this section it can be easily shown that the 
LF-PPC-circuit can be tested with 2 * (G12 tests. Thus there exist fast PPC-circuits 
which almost achieve the lower bound. The problem of classifying the structures 
for PPC-circuits with test complexity O(1) is still unsolved. 
2.2. The lower bound for nongroups 
The aim of this section is to prove TC‘& = n(log(n)) and TCr&. = R(log( n)) 
for A4 E A\% In order to do so, it is useful to review some well-known facts about 
monoids. 
Finite monoids and test complexity 237 
Let (M, 0) E A. For every m E M we can define its left translation 1, : M + M by 
1,( m’) := m 0 m’ Vm’E M. Let L,,,, := {I, 1 m E M} be the set of all left translations. 
LM with the composition of functions as operation is isomorphic to (M, 0). (This 
isomorphism is given by cp : M + LM where cp( m) = Z,.) Thus in what follows we 
can assume that the basic cell bM is computing in L,,,,. The proof for the lower 
bound is based on the following idea: Let (M, 0) E A\ 3. Since M is no group, there 
exist g, s E L,,,, such that Ig( M)l> Is(M)\. Since 
1t.h 0 3 o.L)(WI 5 ldM)l< IdWl for allhfi E LM, 
g cannot be generated from s by composition with elements of L,,,,. Let C be an 
EEV,- or PPC,-circuit. Let U be a set of basic cells in C which lie “underneath” 
each other. With every cell of U we will associate an input from {(g, s), (s, g)} such 
that any input to C can apply to at most one basic cell its associated input. 
We will now give the detailed proof. In order to do so, we must explain what we 
mean by “underneath”. 
Definition 2.4. Let C be an EEV- or PPC-circuit and c,~,,~,J, c[,,,~,,,,,,] basic cells in C. 
(1) c[i,,i,] is W inchfed in c[j,,j,,,,jvl (Cli,,t,l <I C[jr,j,,,,j,]) 
@ [i,, Cl E Lh,_L - 11. 
t2) c[r,,i,] isright inchfed in c[jl.j,,j,l (CLi,,i,l <r CIj,,jm,j,l) 
G [ih &I E [_L,~rl. 
(3) c[ir,i,l is included in ctjr.,,,j,l (ctil,l,l < c~j,,j,,,,,l) 
G c[~,,~,, is either left included or right included in Ctj,,jm,j,l. 
Using the partial order “<” we can define the test depth of an EEV- or PPC-circuit. 
We will then prove that the test depth is a lower bound for the test size of EEV- 
and PPC-circuits which compute on nongroups. 
Definition 2.5. Let C be an EEV- or PPC-circuit. The test depth of C is defined by 
depth,,,%,(C) := max{ n I3n basic cells c, , . . . , c, in C which satisfy 
c,<. . * < c,}. 
We are now able to prove the main result of this section. 
Lemma 2.6. Let (M, 0) E JR\ 9 and C be an EEV,- or PPC,-circuit; then 
TC( C) > depth,,,,(C). 
Proof. Let d := depth,,,,(C). There exist d basic cells c, < c2 <. . . < cd. Since M is 
no group, there exist g, s f LM with lg( M)I > Is(M With each ci we will associate 
an input from ((8, s), (s, g)) such that any input to C can apply to at most one c, 
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its associated input. Since a test must apply all inputs from M x M to any basic 
cell, we conclude TC( C) G d. 
cd,. . , c, are marked with inputs as follows: 
l For i = d, . . . ,2 (g, s) ((s, g)) is associated with ci iff ci_i is left included (right 
included) in ci. 
l c1 can be marked with (g, s) or (s, g). 
Assume that there exists an input in to C which applies simultaneously to two basic 
cells ci and cj, ci < c,, their associated inputs. Without loss of generality assume that 
ci is left included in cj. Then in must apply g to the left input of cj and s to one 
input of ci. Thus g must have been generated from s by composition with functions 
from L,+,, which contradicts [s(M)\ < Ig(M)I. q 
From Lemma 2.6 we can draw several conclusions. 
Corollary 2.7. Let (M, 0) E A\ 9; then 
TCM EEV = R(log(n)) and TC’rpc = .n(log( n)). 
Proof. Let C be an EEV,,,,- or PPCM-circuit with n inputs. Then 
depth,,,,(C) Z= depth(C) 2 log(n). 0 
Lemma 2.6 also gives a hint which circuit structures may be used to achieve test 
complexity O(log (n)) for nongroups. Since test&.&,(c) 2 depth(C), only circuits 
with optimal time complexity can achieve optimal test complexity. This implies the 
question whether every circuit with optimal time complexity O(log(n)) is suitable 
for achieving test complexity O(log( n)). The next section will show that this is true 
for EEV-circuits. PPC-circuits do not fulfill this assumption which is pointed out 
by the following corollary: 
Corollary 2.8. Let M E JR\?? and let C be a PPCM-circuit of LF-structure with n 2 2 
inputs; then 
TC(C)a ;” . 
LJ 
Proof. In the LF-structure the expressions e,, ic {3,. . . , n -l} odd, and the 
expression e2 are computed as (m, 0 . . . 0 rnml) 0 rni. Thus there exist 2 In/21 basic 
cells 
CL1.2.21 <I C[l,3,31 <I C[l,S,51 <I. . 
and TC(C)adepth,,,,(C)s [n/2]. 0 
It is easy to see that depth,,,%,(C) = O(log( n)) for a PPC-circuit of CBT-structure 
with n inputs. Thus these circuits are candidates for optimal test complexity in the 
case of nongroups and we will study them in Section 4. 
The main result of this section is summarized in the following theorem. 
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Theorem 2.9. 7’he groups are exactly the monoids with test complexity O(l), i.e. 
c - cppc = 3. EEV - 
3. The LOG,,,- and LIN,,~monoids 
In this section we prove &\ Ce = LOGEE” u LINEEV. We will proceed in two steps. 
In Section 3.1 a property of monoids will be derived which allows testing of 
EEV-circuits with a number of tests proportional to their depth. Section 3.2 considers 
monoids not fulfilling this property and proves a linear lower bound for their test 
complexity. From the proof of this lower bound an efficient method for deciding 
whether a monoid belongs to LOG,,, or LINEEV is derived. 
3.1. The LOGEEvmonoids 
Let ME AA\+? and let C be an EEV,-circuit. From Lemma 2.6 we know that 
with each level of C a fault can be associated such that no two of this faults can 
be tested simultaneously. Thus the best we can do is to test C level by level where 
each level is tested by a constant number of patterns. In order to achieve this goal, 
the monoid should satisfy a property which allows simultaneous propagation of 
faults from each level. To express this property we need the following definitions: 
Definition 3.1. Let (M, 0) E A and m,, . . . , m,, m, rn’E M, m # m’. 
An m/m’-propagating occurrence of m in the sequence m,, . . . , m, is a member 
m,, iE{l,.,., u}, which satisfies 
mi=m and (m,~~~~~m,#m,~~~~~m,_l~m’~mi+,~~~~~m,). 
The number of m/m’-propagating occurrences of m in the sequence m,, . , . , m, 
is denoted by lml,. . . , mu/,,,,,,,,. 
The m/m’-propagation function measures the maximum number of differences 
m/m’ which can be propagated in expressions of a given length: 
~m,r,,: N+ N, 
p,,Au) := max{lm,, . . . , w,l,,,~~ ml,. . . , mu E W. 
We are now able to give the property for propagation of faults in expression 
evaluation circuits promised above. 
(PPEE”) Vm, m’E M, m # m’: lim sup p,,,,,,J u) = 00. 
“‘CX3 
(lim s~p,,_~f(u) =o~esVx E N 3u E N such that f(u) ax.) 
There are some simple observations regarding the definitions above which will 
be of importance later. 
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Observation 3.2. Let (M, 0)~ 4 and m,, . . . , m,, m, m’E M, m # m’. For i E 
11,. . ., u-l} andjE{l,..., u}\{ i, i + 1) the following holds: 
mj is an m/m’-propagating occurrence in m,, . . . , m, 
=3 rn., is an m/m’-propagating occurrence in 
m,, . . . , rnipl, mi 0 m,+, , Wli+z, . . . , m,. 
Observation 3.3. Let (M, 0) E Ju and m,, . . . , m,, m, rnZIE M, m # m’. For jE 
(2,. . ., u> (jE{l,..., u - 1)) the following holds: 
mj is an ml ml-propagating occurrence in m, , . . , m, 
=3 mj is an m/m’-propagating occurrence in 
m2,..., m, (m,, . . . , mu-,). 
The following lemma is a conclusion from the observations above. It shows that 
property ( PPEEV) guarantees massive parallel propagation of differences. 
Lemma 3.4. Let (M, 0) E Ju such that M satisjies ( PPEEV); then Vm, rn’E JII, m # m’ 
and Vu E N there exists a sequence m,, . . . , m, with elements from M such that 
vjE{l,..., u - l} either m, or m,,, is an m/m’-propagating occurrence of m. 
Proof. Let m, m’E M, m # m’, and u E N. Since M satisfies property (PPEEV) there 
is a k E N such that pmlmf( k) 2 u. Thus, by definition of pm,,,,, there exists a sequence 
m1,. . . , mky miEM,withIm ,,..., m k ,,, ,,,‘Z u. Making repeated use of Observation 1 
3.2 we can transform m,, . . . , mk to a sequence m;, . . . ,mi, h 2 u, such that vj E 
(1,. . ’ 3 h - 1) either rnj or mj+, is an m/m’-propagating occurrence of m. 
By Observation 3.3 the prefix rn; , . . . , rn: of rn: , . . . , ml, satisfies the requested 
properties. 0 
Let C be an EEV-circuit computing over a monoid M which satisfies (PPEEV). 
With the help of Lemma 3.4 we can test each level of C with a constant number 
of patterns, thus obtaining 
Lemma 3.5. Let (M, 0) E A\% satisfy ( PPEEV ) and let C be an EEV,-circuit; then 
depth(C)~TC(C)~2*~M~2*(~M~-l)*depth(C). 
Proof. depth(C) G TC( C) is clear from Lemma 2.6 since M is no group. 
To show TC( C) G 2 * (MI* * (IMI - 1) * depth(C), we proceed as follows: Let m,, 
m,, mF E M, m, 0 m, # mF, and 
.!Fi := {(c, m,, m,, m,) 1 c is an occurrence of bM on level i in C}, 
where iE{l,..., depth(C)}. We will show how to test all faults from 9i with two 
inputs. Thus C can be tested by 2 * IM12 * (IMI - 1) * depth(C) inputs. 
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C= ? 
I levels ‘/ i c 
en 
Fig. 8 
Let I,, . . . , l,,, ordered from left to right, be the oufpputs of level i. See Fig. 8. (A 
line I is called output of level i iff (I is primary input or I starts in a cell with depth 
<i) and (I is primary output or 1 ends in a cell with depth > i).) 
Let m := m, 0 m,. Since M satisfies property (PPEEv), there exists a sequence 
ml,. . . , mutl such that for every Jo (1,. . . , u} either m, or mj+l is an m/m, 
propagating occurrence of m. Thus the two inputs t, and t2 which test all faults 
from Fi can be constructed as follows: 
l 
a 
Choose t, (tJ such that 
the values m,, . . . , m, (m,, . . . , m,,,) are applied to the lines I,, . . . , 1,; 
(m,, m,) is input to each cell of level i, which computes m = mI 0 m, as output. 0 
From Lemma 3.5 we conclude the following corollary. 
Corollary 3.6. Let (M, 0) E A\ 3 satisfy (WEE”); then 
TC&:, = @(log(n)). 
3.2. The frontier between LOGEEV- and LINEEvmonoids 
In the preceding subsection we have shown that the monoids from JR/U\% which 
satisfy (WEE”) belong to LOGEE”. In this subsection we will prove that LOGEE” 
exists exactly of these monoids, i.e. we will show that any monoid from Jl\ % which 
does not satisfy (PPEEv) belongs to LINEEV. In order to achieve this goal, it is 
useful to study the ability for parallel propagation in these monoids. 
Let (M, 0) E A\% such that M does not satisfy (PPEEv). There exist m, m’E M, 
m # m’ and b E N such that 
P,,,,~,( u) G b Vu E N. 
Thus the ability for parallel propagation of the difference m/m’ is bounded by a 
constant b. 
The following lemma shows that b is rather small. 
Lemma 3.7. Let (M, 0) E A\ 59 such that M does not satisfy ( PPEEv); then there exist 
m, m’E M, m # m’, with 
p,,,,(u)~lMI’ V~EN. 
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Proof (by contradiction). Assume that for each pair m, rn’ E M, m # m’, there exists 
an u E N such that pmjms (u) > jM12. We will prove that M satisfies (PPEEV). 
Let m, m’E M, m # m’. Using Observation 3.2 and 3.3 it is easy to see that there 
exists a sequence x,, m, x2, m, . . . , xlM12+1, m such that 
. . .oXiom.. .#i.. .oX,om’. . . ViE{1,...,(M12+l}. 
Let Ji := x, 0 m 0 x2 0 m 0 . . .o x, and ri := m 0 xi+, 0. . . ~xlMl~+,~rn for iE 
(1,. . . , IM12+1}. Since there are IM12+1 tuples (I,, ri), there exist j< k, j, kE 
(1,. . . , IM1*+ l}, suchthat (4, I~) = (Jk, rk). Let x := xj+l orno.. .o xk. We have found 
elements x, 4, rj E M with the following properties: 
l IJomax=I,, 
l moxorj=rj and 
l ~~rn~x~r,#I,~rn’~x~r,. 
Consider the expression I, 0 (m 0 x)~ 0 rj. For i E (1, . . . , w} 
I, 0 (m 0 .)‘-I 0 m 0 x 0 (m 0 x)w-i 0 rj 
=JiOrnOxOq#$Om’ox~r, 
= I, 0 (m 0 x)j-’ ~m’~x~(m~x)“-‘or,. 
Thus 
II,, m, x, m, 4.. . , m, 4 rjlm,m.s w 
” 
Zwelements 
and hence 
lim sup p,,,Ju) = Co. Cl 
U’co 
With the help of Lemma 3.7 we can show 
Lemma 3.8. Let (M, 0) E Al\% such that M does not satisfy (PHEEV); then 
Proof. Since M does not satisfy (PP EEV) we know by Lemma 3.7 that there exist 
m, m’E M, m # m’, such that 
Let C be an EEV-circuit with n inputs i, , . . . , i,. We will show that TC( C) 2 n/JMJ’ 
by specifying n cellular faults from which at most (MI2 can be tested by one test. 
Let the basic cell with input ii be denoted by cj. (One basic cell may have two 
different names.) With each input 4 we associate a cellular fault on Cj as given below. 
l m is input to iJ. The other input of c, is set to e. 
l The faulty output of cj is m’. 
Let t:=ml,..., m, be a test for the fault associated with input 4, j E (1, . . , n}. 
This implies that mj is a m/m’-propagating occurrence of m in m,, . . . , m,. Thus 
since p,,,(u) s lM12 at most ( Ml2 of these faults can be checked by one test. 0 
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Summarizing Lemma 1.11, Corollary 3.6 and Lemma 3.8 we have shown 
Theorem 3.9. Let (M, 0) E A\ 9; then 
(1) M E LOGEE” S M satisJies ( PPEEV). 
(2) M E LINE,,@ M does not satisfy (PPEEV). 
We now turn to the problem of how to determine whether a given monoid 
(M,o)E.&\% satisfies (WEE”). F rom the proof of Lemma 3.7 we already know 
M satisfies ( PPEEV) 
e Vm,m’~M,m#m’,thereexistx,l,r~Msuchthat 
l lomox=l, 
l moxor=rand 
l lOmOxOr#lOm’~x~r. 
Thus we can decide in time O(lM/‘) whether a given monoid satisfies (PPEEV). 
Using the following property of monoids we can reduce this time complexity: 
Observation 3.10. Let (M, 0) be a Jinite monoid and a E M. There exists j E N such 
that a’ = ( ai)‘. 
Proof. Since M is finite there exist 1, k E N such that a’ = a’+k. Choose j := 1 * k, then 
caj)2 = a21k = al+lk o al(k-l) = ,I o al(k-l) = alk = .i. q 
Using this lemma we can derive a test for ( PPEEV) with time complexity O(l M13). 
Test 3.11. Let(M, 0) E A; then 
M satisfies (PPEEV) 
# Vm, m’ E M, m # ml, there exists y E M such that 
l mOy=(moy)’ 
Proof. (+): Let m, m’E M, m # m’. Since M satisfies (PPEEV) there exist x, 1, r E M 
fulfilling 
lomox=l, moxor=r and lOmOxOr#lOm’~x~r. 
From Observation 3.10 we know that there exists j E N such that 
(mox)‘=((m~x)~)~. 
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Set y := x 0 (m 0 x)j-‘, then since (M 0 x)’ = (( mo x)‘)~, we conclude 
112 0y = (1110 y)‘, 
and 
~o(mox)Jomoxo(~~x)2’-‘~~#~~(~~x)J~~’~x~(~~x)”-’~~ 
implies 
(m 0 x)” # (m 0 x)’ 0 m’ 0 x 0 (m 0 x)“~’ 
and thus 
(m~y)3#m~y~m’~y~m~y. 
(e): Let m, m’ E M, m # m’. There exists y E M such that 
moy=(moy)2 and (mOy)3#mOyOm’~yom~y. 
Thus 
Im,y,m,y ,..., m,yl,,,,2u foralluEN 
” 
Zuelemenfs 
and lim sup,,, pml,,,,( u) = cc. 0 
4. The LOGppC- and LINppc -monoids 
In this section we will prove A\% = LOGppc u LIN,,-. We will proceed similarly 
as in Section 3. In Section 4.1 a property (PP ppc) of monoids will be derived which 
permits testing of PPC-circuits with CBT-structure using O(log(n)) inputs. Com- 
pared to (PPEEV) the propagation property (PP pp,-)will be less stringent since in 
PPC-circuits more outputs can be used for propagating faults. Thus LOG,,, is a 
proper subset of LOGppC. A linear lower bound for the test complexity of monoids 
not fulfilling (PPppc) will be shown in Section 4.2. Again, from the proof of this 
lower bound an efficient method for deciding whether a monoid belongs to LOGppC 
or LIN,, can be derived. 
4.1. The LOGppc-monoids 
Let (M,o) E A\% and C be a PPC-circuit with CBT-structure computing 
expressions over M. Our aim is to test each level of C with a constant number of 
inputs thus achieving test complexity O(log(n)) for the whole circuit. Hence as in 
Section 3 we need a propagation property (PPppc) for monoids which allows 
simultaneous propagation of faults from each level. In EEV-circuits all faults had 
to be propagated to the output of tr,,. Let c[,,~] be a basic cell in C. Since C has 
CBT-structure, cll&] belongs to trk and a fault on c[$] can be propagated to the 
output of tr,. Thus a difference need only be propagated from the rightmost position 
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of an expression. In order to propagate differences simultaneously, we will search 
for expressions where many prefixes propagate the difference from their rightmost 
position. This motivates the following definitions needed to express (PPPPc): 
Definition 4.1. Let (M, 0) E Ju and m,, . . . , m,, m, m’E M, m f ml. 
l An m/m’-propagating prefix of the sequence m,, . . . , m, is a subsequence 
ml,..., m,, i E (1, . . . , u}, of m, , . . . , m, such that 
mi=m and (rn,~~~~~rn,#rn,~...~rn,_,~rn’). 
l The number of m/m’-propagating prefixes of m,, . . . , m, is denoted by 
llm,, . . , muIImbd. 
l The m/m’-prefix-propagation function measures the maximum number of m/m’- 
propagating prefixes in sequences of a given length: 
~pm,m,: N+ N, 
PP,,,~,~(~) := maxill ml, . . . , mu 11 m,m,( ml, . . . , mu E Ml. 
Using these definitions we can state the propagation property for PPC-circuits. 
( PPPPC ) Vm,m’EM,m#m’: limsuppp,,,(u)=a. 
U’cc 
With the help of similar observations as in Section 3 we can derive the following 
lemma which is analogous to Lemma 3.4: 
Lemma 4.2. Let (M, 0) E JR such that M satisjes (PPrrc); then Vm, m’E M, m f m’ 
and Vu EN there exists a sequence m,, . . . , m, with elements from M such that 
VjE{l,..., u - 1) either m,, . . . , mj or m,, . . . , mj+l is an m/m’-propagating prefix. 
Proof. Similar to the proof of Lemma 3.4. 0 
Using Lemma 4.2 and structural properties of the CBT-structure we can prove 
Lemma 4.3. Let (M, 0) E A\% satisfying ( PPppc) and let C be an PPC,-circuit with 
CBT-structure; then 
Proof. for ml, m,, mFEM, m:=m,Om,#mF,and iE{l,...,depth(C)}let 
Si := {(c, m,, m,, mF) 1 c is an occurrence of b,,, on level i in C}. 
In order to prove the upper bound, we will show how to test all faults from 9i with 
four inputs. The main idea for the construction of these inputs is as follows: 
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A fault (c[~,~,, ml, m,, mF) E si will be propagated to the output of trk. This is 
achieved by applying an m/m,propagating prefix to the outputs of level i in trk 
and (m,, m,) to the inputs of c[,,k]. With the help of structural properties of the 
CBT-structure this can be done for all basic cells of level i using only four inputs. 
Without loss of generality we assume that C has n = 2” inputs for some x E N. 
(The ideas of the proof can be easily extended to the case where n is no power of 
2.) In order to construct the four test patterns, it is useful to review some properties 
of the CBT-structure. 
For a E N let 
{ 
a 
“= 
ifaal, 
1 if a< 1. 
Level i of C consists of n -2’-’ basic Cells C[k_(2’-l),k], kE{2’-‘+l,. . . , n} 
c[1,2’m’+l], . . . 9 C[l,2~1, c[2,2’+11,. . . 3 Cl,-2’+1,n1. 
The basic cell c[k--(2’__1) k] computes its output from the values 
mk_(2’_r) a ’ ’ ’ o mkp2’-’ and mkp21- I+, 0 . ’ + 0 mk. 
We partition the basic cells of level i in 2 subsets. 
Thus si can be divided into the following two subsets: 
g;vEN := {(c, m,, m,, mF)) c E EVEN} and 
F,--oDD := {(c, ml, m,, mF) I c E ODD>. 
In a first step we will show how to test the faults from 9pvEN using only two 
inputs. In a second step, tests for the faults from 9pDD will be derived. 
l Tests for the faults from %,EVEN: Let w := n/2’. Since M satisfies (PPPPc) we 
know from Lemma 4.2 that there exists a sequence m,, . . . , m,,, with elements 
from M such that 
Vji{l,. . . , w} either m,, . . . , m, 
or m,, . . . , m,,, is an m/m,-propagating prefix. 
To each m,,, h E (1, . _ . , w + l}, we associate two elements rnh,/ and mh,r (mh = 
mh,, 0 mh,r) by applying the following rule: 
(mh,,, mh,r) ‘= 
(m,, m,) iff mh = m, 
(e, mh) iff m1, f m. 
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Let n(i) := 2” - 1. The two tests tfVEN and tfvEN for the faults from 9FVEN 
are given below. 
tBVEN := m,,,e”(‘)m,,,e”(‘) . . . m,,,e”(‘)m,,,e”(‘) and 
ffVEN := m,.le”‘i’mz,ren(‘) . . . m,+,,le 
n(i) n(i) 
m,+,,,e . 
Consider an arbitrary fault (c~~--(~~-~) kl, m,, m,, mnF) from .9evEN. We will show 
that this fault is tested from o&t in {tfVEN, t:““}. 
~t~-(~~-,) kl is a node of tr,. Let LY := [k/2’] denote the number of outputs from 
lem tr,. tFvEN and tfVEN have the following properties: 
EVEN 
- 11 ( t,EVEN ) applies the values m,, . . . , m, (m,, . . . , m,+,) to the outputs 
of level i in trk. 
- If ctk_+ij k7 computes m at its output, then (ml, m,) is applied to its inputs. 
(Note thatis is only true since [k/2’-‘] is even.) 
We know that either m,, . . . , m, or m,, . . . , m,,, is a m/m,-propagating prefix 
of m,, . . . , m,,,. Thus there exist an input from {tPVEN, tfVEN} which applies 
(ml, m,) to c~~_(~‘-~),~, and propagates the difference m/m, to the output of trk. 
l With a similar argumentation we can prove that the faults from 9oDD are checked 
by the following inputs: 
ODD. 
t, .=e *“‘+hle 
n(i) 
ml,, . . . m,,.-l,le “(i)m,_,,,e 
n(ilen(i)+l and 
ODD ._ 
tz .-e 
n(r)+lm2,,en(i)m2,,. . . m,,,en(;)m,,en(i)en(i)+l. q 
From Lemma 4.3 and Corollary 2.7 we conclude the following corollary. 
Corollary 4.4. Let (M, 0) E Al\% satisfy (PPppc); then 
TC & = @(log(n)) 
4.2. The frontier between LOGppc- and LIN,,-monoids 
In the preceding subsection we have shown that the monoids from Ju\% which 
satisfy (PPppc) belong to LOGppc. In this subsection we will prove that LOGpx 
exists exactly of these monoids, i.e. we will show that any monoid from A\ 9 which 
does not satisfy (PPppc) belongs to LINppc. We will proceed in almost the same 
way as in Section 3.2. The following lemma studies the ability for parallel prefix 
propagation in monoids which do not satisfy property (PPppc). It is very similar to 
Lemma 3.7 where the bound lM\’ is replaced by \M\. 
Lemma 4.5. Let (M, 0) E Ju\%? such that M does not satisfy (PPppc); then there exist 
m, m’E M, m # m’, with 
pp,,,,4u) s IMl vu EN. 
Proof (by contradiction). Assume that for each pair m, m’ E M, m # m’, there exists 
a u E N such that pp,,,,,,,, (u) > IMI. We will prove that M satisfies (PPppc). 
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Let m, rn’E M, m # m’. There exists a sequence x,, m, x2, m, . . . , xlMlil, m such 
that 
x10 rnO*. .oqom# x,omo. ..o_qom’ ViE{l,...,jMI+l}. 
Let li := x, 0 m 0 x2 0 m 0 . . . 0 xi for i E { 1, . . . , 1 MI + 1). Since there are 1 MI + 1 values 
Ii,thereexistj<k,j,k~{1,...,~M~+1},suchthatI,=I,.Letx:=xj+,~m~~~~ox,. 
We have found elements x, 1, E M with the following properties: 
l I,ornox=li and 
l I,om#I,om’. 
Consider the expression 1, 0 (m 0 x)“. For i E { 1, . . . , w} 
liO(m~x)‘-‘~m=I,~m#I,~m’=I,~(m~x)’-’om’. 
Thus 
Illi. m,x,m,x ,..., rn,xII,,,(aw 
2w elements 
and hence lim SUP,,,~ pPmlm,( u) = 00. 0 
We can show with the help of Lemma 4.5, 
Lemma 4.6. Let (M,o)E A\% such that M does not satisfy (PPppC); then 
Proof. Similar to the proof of Lemma 3.8. 0 
Summarizing Lemma 1.11, Corollary 4.4 and Lemma 4.6 we have shown 
Theorem 4.7. Let (M, 0) E A\ 3; then 
(1) ME LOGwC @M satisfies ( PPppC). 
(2) M E LIN,,, @ M does not satisfy ( PPppC). 
We now turn to the problem of how to determine whether a given monoid 
(M, 0) E A\% satisfies (PPppC). F rom the proof of Lemma 4.5 we already know 
M satisfies ( PPppC ) 
e Vm, ml E M, m # m’, there exist x, 1 E M such that 
l IOmox=land 
.lOm#lOm’. 
Thus we can decide in time O(( M14) whether a given monoid satisfies (PPppc). 
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By Observation 3.10, again we can reduce this time complexitty to O(]M]‘): 
Test 4.8. Let (M, 0) E JU; then 
M sa tisjies ( PPppc ) 
e Vm, m’E M, m # m’, there exists y E M such that 
l moy=(moy)2and 
l m~y~m#m~yom’. 
Proof. Similar to the proof of Test 3.11. q 
Conclusion 
In this paper we have considered the question: Given a jinite monoid M and a 
problem P E {EEV, PPC). What is the test complexity of M with respect to P? 
In doing so we had to search for best testable circuits solving P over M. As a 
by-product of the theory developed here the test complexity of EEV-circuits has 
been completely characterized. Table 1 shows how the test complexity of an arbitrary 
EEV-circuit C for each class of monoids depends on the structure of C. 
Table 1. 
class of monoids c EE” LOG,, LINE,, 
test complexity of C @(I) 0 (depth of C) 0 (inputs of C) 
For PPC-circuits this dependence is only clear for monoids from LINppc. Circuits 
computing over these monoids always have linear test complexity. For monoids 
from Cppc u LOGppc the problem of determining the test complexity of an arbitrary 
PPC-circuit is still unsolved. 
The fault model of this paper demands that a basic cell is tested for all symbolic 
cellular faults. The number of such faults is 1 M(* * (IMI - 1). Thus for large monoids 
the tests given here will be too expensive. On the other hand (depending on the 
realization of the basic cell) it may suffice to test only for a subset of these faults. 
Is it possible to generalize the theory developed in this paper such that it can also 
be used in this situation? 
An other interesting problem is to determine the hierarchy of test complexities 
for other algebraic structures. Consider for example ((0, l}, NAND), which is no 
monoid. (There exists no identity and NAND is not associative.) In [ 161 it is proved 
that the test complexity of EEV-circuits computing over this structure is O(G). 
Thus the scene really changes if we drop the algebraic properties considered in this 
paper. 
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